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3Abstract
Many scientific applications consist of large and computationally-intensive loops, such
as N-body, Monte Carlo, and computational fluid dynamics These loops contain
computationally-intensive operations, resulting in heavy loop bodies. Dynamic loop
self-scheduling (DLS) techniques are used to parallelize and to balance the load during the
execution of such applications. Load imbalance arises from variations in the loop iteration
(or tasks) execution times, caused by problem, algorithmic, or systemic characteristics. The
variations in systemic characteristics are referred to as perturbations, and can be caused by
other applications or processes that share the same resources, or a temporary system fault or
malfunction and include, decreased delivered computational speed, reduced available network
bandwidth, or larger network latencies. DLS achieves a balanced load execution of scien-
tific applications on high-performance computing (HPC) systems. Therefore, the selection
of the most efficient DLS technique is critical to achieve the best application performance.
The following question motivates this work: “Given an application, an HPC system, and their
characteristics and interplay, which DLS technique will achieve improved performance under
unpredictable perturbations?” Existing studies focus on variations in the delivered computa-
tional speed only as the source of perturbations in the system. However, perturbations in
available network bandwidth or latency are inevitable on production HPC systems. Also,
scheduling solutions based on optimization techniques, e.g., evolutionary algorithms, can not
adapt to perturbations during execution. The alternative of using machine learning for DLS se-
lection requires training and learning either prior to execution or during previous time-steps in
time-stepping applications. A Simulator-assisted scheduling (SimAS ) is introduced as a new
control-theoretic-inspired approach to dynamically select DLS techniques that improve the
performance of applications executing on heterogeneous HPC systems under perturbations.
The present work examines the performance of seven applications on a heterogeneous system
under all the above system perturbations. SimAS is evaluated as a proof of concept using na-
tive and simulative experiments. The performance results confirm the original hypothesis that
no single DLS technique can deliver the absolute best performance in all scenarios, whereas
the SimAS -based DLS selection resulted in improved application performance in most exper-
iments.
Keywords. Performance, loop scheduling, load balancing, heterogeneous computing sys-
tems, perturbations, simulation
41 Introduction
Scientific applications are often characterized by large and computationally-intensive parallel
loops. The performance of these applications on high-performance computing (HPC) systems
may degrade due to load imbalance caused by problem, algorithmic, or systemic characteristics.
Application (problem or algorithmic) characteristics include the irregularity of the number of
computations per loop iterations due to conditional statements, where systemic characteristics
include variations in delivered computational speed of processing elements (PEs), available net-
work bandwidth or latency. Such variations are referred to as perturbations, and can also be
caused by other applications or processes that share the same resources, or a temporary system
fault or malfunction. Dynamic loop self-scheduling (DLS) is a widely-used approach for im-
proving the execution of parallel applications using self-scheduling, that is, dynamic assignment
of the loop iterations to free and requesting processing elements. A wide range of DLS tech-
niques exists and can be divided into nonadaptive and adaptive techniques. The nonadaptive
DLS techniques account for the variability in loop iterations execution times due to applica-
tion characteristics via modeling their assumptions. The nonadaptive DLS techniques include
self-scheduling (SS), fixed size chunking (FSC) [1], modified fixed size chunking (mFSC) [2],
guided self-scheduling (GSS) [3], trapezoid self-scheduling (TSS) [4] , factoring (FAC) [5], and
weighted factoring (WF) [6] among others. The adaptive DLS techniques account for irregular
system characteristics that are only known during execution by adapting the amount of work
assigned (chunk size) per PE request according to the application performance measured dur-
ing execution. Adaptive DLS techniques include adaptive weighted factoring (AWF) [7], its
variants batch (AWF-B), chunk (AWF-C), batch-like (AWF-D), and chunk-like (AWF-E) [8],
as well as adaptive factoring (AF) [9], among others.
An a priori selection of the most appropriate DLS technique for a given application and sys-
tem is not trivial, given the various sources of load imbalance and the different load balancing
properties of the DLS techniques. This observation raises the following question and moti-
vates the present work: “Given an application, an HPC system, and their characteristics and
interplay, which DLS technique will achieve improved performance under unpredictable pertur-
bations?” Earlier work studied the flexibility of DLS (taken as robustness to variable delivered
computational speed) and the selection of the most robust DLS using machine learning [10]
with the SimGrid (SG) [11] simulation toolkit. The selection of DLS techniques for synthetic
time-stepping scientific workloads using reinforcement learning was also studied using SG [12].
The aforementioned work focuses on one source of perturbations, namely the variation in the
delivered computing speed, in time-stepping applications to learn from previous time steps.
That approach may not be applicable to non-iterative applications. Scheduling solutions us-
ing static optimizations, e.g., using evolutionary and genetic algorithms, can not dynamically
adapt to the perturbations encountered during execution. Modern HPC systems are often
heterogeneous production systems typically shared by many users. Therefore, perturbations
in the available network bandwidth and latency are unavoidable in such systems.
The study of the performance of scientific applications with DLS under perturbations re-
vealed that the most robust DLS technique, identified as the DLS technique that results in the
least variation of the application execution time under various perturbations, does not always
achieve the best performance in all execution scenarios [13]. Figure 1 shows the simulative
performance of PSIA (c.f. Section 4.1) on 696 cores of miniHPC (c.f. Section 4.4) under per-
turbations (c.f. Section 4.6). According to these results, GSS is the most robust DLS technique
due to the minimal variation of its performance under perturbations (Figure1a), however, it
results in poor application performance under perturbations. Even the next most robust DLS
technique, WF, is outperformed by SS and AWF-C in certain perturbation scenarios, as can be
seen in Figure1b. These results suggest that even if the most robust DLS technique is known a
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(a) Variation of PSIA performance with various
perturbations per scheduling technique.
GSS: not the most efficient DLS
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SS and AWF-C are the 
most efficient in pea-es
(b) Application performance under various per-
turbations using different scheduling techniques.
Figure 1: Simulative performance of PSIA (c.f. Section 4.1) under perturbations in computing
availability, network bandwidth, and latency (c.f. Section 4.6). The most robust DLS technique
(GSS in Figure 1a) delivers consistent performance under various system perturbations. However,
GSS does not achieve the best performance under all perturbations as shown in Figure 1b. As shown
in the figure, no single technique delivers the best performance in all execution scenarios [13].
priori, which could be challenging, the application performance degrades in different execution
scenarios due to perturbations. Therefore, a methodology for the dynamic selection of DLS
techniques is needed to achieve the highest possible performance in all execution scenarios.
In the present work, in an effort to select the most appropriate DLS dynamically for
a given application and system under perturbations, the Simulation-assisted scheduling
Algorithm Selection, SimAS , approach is proposed. The performance of two scientific ap-
plications (PSIA [14] and Mandelbrot [15]) executed in single-sweep and time-stepping modes,
and five synthetic workloads is studied on a heterogeneous HPC system using nonadaptive
and adaptive DLS techniques, in the presence of perturbations in computing speed, network
bandwidth, and network latency. The amount of operations in each loop iteration of the
five synthetic workloads is assumed to follow five different probability distributions, namely:
constant, uniform, normal, exponential, and gamma probability distributions. The synthetic
workloads are used to cover a broader spectrum of application load imbalance profiles beyond
what is encountered in practice.
The present work makes the following contributions: (1) Proposes a novel simulator-assisted
scheduling (SimAS 1) approach for dynamically selecting a DLS technique during execution
based on the application characteristics and the present (monitored or predicted) state of the
computing system; (2) Extends a dynamic load balancing tool (DLB tool) from the litera-
ture [16] for parallelizing scientific applications into DLS4LB2 with four more DLS techniques,
namely SS, FSC, WF, and TSS. In addition, the DLS4LB is extended to support SimAS as
the fourteenth option to select DLS techniques dynamically during execution; (3) Evaluates
the performance of two real applications (PSIA and Mandelbrot) and five synthetic workloads
using DLS techniques under perturbations via native and simulative experiments; (4) Con-
1https://github.com/unibas-dmi-hpc/SimAS
2https://github.com/unibas-dmi-hpc/DLS4LB
6firms the original hypothesis that no single DLS ensures the best performance in all execution
scenarios considered.
This work is structured as follows. Section 2 contains a brief review of the selected DLS
techniques, the SG simulation toolkit, as well as the work related to the performance of schedul-
ing scientific applications with DLS in the presence of perturbations. The proposed SimAS
approach is discussed in Section 3. The factorial design of experiments, together with details
about the DLS and SimAS implementation into the DLS4LB , the HPC system character-
istics, and the perturbations injected in native and simulative experiments are presented in
Section 4. The analysis of applications load imbalance and the evaluation of the performance
of the applications under perturbations are discussed in Section 5. The work concludes and
outlines potential future work in Section 6.
2 Background and Related Work
Loop scheduling. The aim of loop scheduling is to achieve a balanced load execution among
parallel PEs with minimum scheduling overhead. Loop scheduling can be divided into static
and dynamic. In static loop scheduling, the loop iterations are divided and assigned to PEs
before execution; both division and assignment remain fixed during execution. This work
considers static (block) scheduling, denoted STATIC, each PE being assigned a chunk size
equal to the number of iterations N divided by the number of PEs P . STATIC incurs minimum
scheduling overhead, compared to dynamic loop scheduling, and may lead to load imbalance
for non-uniformly distributed tasks and/or on perturbed systems.
In dynamic loop scheduling (DLS), free and requesting PEs are assigned, via self-scheduling,
loop iterations during execution. The DLS techniques can be categorized into nonadaptive and
adaptive techniques. The nonadaptive DLS techniques considered in this work are: SS [17],
FSC [1], mFSC [2], GSS [3], TSS [4], FAC [5], and WF [6]. While STATIC represents one
scheduling extreme, SS represents the other scheduling extreme. In SS, the size of each chunk
is one loop iteration. This yields a high load balance with potentially very large scheduling
overhead. FSC assigns loop iterations in chunks of fixed sizes, where the chunk size depends
on the standard deviation of loop iteration execution times σ as an indication of its variation
and the incurred scheduling overhead h. FSC requires this information (h and σ) to be known
before the execution to calculate the chunk size. mFSC alleviates the requirement of pre-
calculating h and σ, and calculates a fixed chunk size that results in a number of chunks
equal to that produced by FAC (described below). GSS assigns loop iterations in chunks of
decreasing sizes, where the size of a chunk is equal to the number of remaining unscheduled
loop iterations R divided by the number of PEs P . Similar to GSS, TSS assigns chunks of loop
iterations in decreasing sizes. Unlike GSS, the chunk sizes decrease linearly, to ease the chunk
calculation operation and to minimize the scheduling overhead. FAC employs a probabilistic
modeling of loop characteristics that takes into account the mean of iterations execution time
µ and their standard deviation σ) to calculate batch sizes that maximize the probability of
achieving a load balanced execution. A PE’s chunk size is equal to the batch size divided by
P . When µ and σ are unavailable, a practical implementation of FAC, assigns half of the
remaining loop iterations R to a batch. WF divides a batch of iterations into unequally-sized
chunks, proportional to the relative PE speeds (called weights). The PE weights need to be
determined prior to the execution and are assumed not to change during execution. This work
considers the practical implementations of FAC and WF. All nonadaptive DLS techniques
account for variations in the iteration execution times due to application characteristics.
The adaptive DLS techniques monitor the performance of the application during execution
and adapt the chunk calculation accordingly. Adaptive DLS techniques include AWF [7],
its variants [8]: AWF-B, AWF-C, AWF-D, AWF-E, and AF [9], among others. AWF is
7designed for time-stepping applications. It improves WF by adapting the relative weights of
PEs during execution by monitoring their performance in each time-step. AWF-B relieves the
time-stepping requirement in AWF, and measures the performance after each batch to update
the PE weights. AWF-C is similar to AWF-B where weight updates are performed upon the
completion of each chunk, instead of a batch. AWF-D is similar to AWF-B and considers
the total chunk time (equal to the sum of the iteration execution times in the chunk plus the
associated overhead of the PE to acquire the chunk) and all the book keeping operations to
calculate and update the PE weights. AWF-B and AWF-C only consider the chunk iterations
execution times. AWF-E is similar to AWF-C by updating the PE weights on every chunk.
Yet AWF-E is also similar to AWF-D by also considering the total chunk time. Unlike FAC,
AF dynamically estimates the values of µ and σ during execution and updates them based on
the measured performance of the PEs on the executed loop iterations.
Loop scheduling in simulation. SimGrid [11] (SG) is a versatile event-based simulation
toolkit designed for the study of the behavior of large-scale distributed systems. It pro-
vides ready to use application programming interfaces (APIs) to represent applications and
computing systems through different interfaces: MSG (SG-MSG), SimDag (SG-SD), and
SMPI (SG-SMPI). SG uses a simple and fast CPU computation model and verified and more
complex network models [18], which render it well suited for the study of computationally-
intensive parallel and distributed scientific applications.
Various studies have used SG to evaluate the performance of applications with DLS tech-
niques in different scenarios [12, 10]. To attain high trustworthiness in the performance results
obtained with SG, the implementation of the nonadaptive DLS techniques in SG-SD has been
verified [19] by reproducing the results presented in the work that introduced factoring [5]. The
accuracy of the performance results obtained by simulative experiments against native experi-
ments has recently also been quantified [20]. The present work employs the SG-SD interface to
study the performance of scientific applications on a heterogeneous computing platform under
perturbations.
Related work. Scheduling of applications on large HPC systems involves many sources of un-
certainties, e.g., task execution times and perturbations in the computing system. Therefore,
many studies have focused on robust schedules that maintain certain performance require-
ments despite fluctuations in the behavior of the system [21]. Robust scheduling of tasks with
uncertain execution and communication times was studied [22] [23] using a multi-objective
evolutionary algorithm and using dynamic scheduling, respectively. Moreover, the flexibil-
ity of dynamic loop scheduling techniques was examined [24] in an effort to select the most
flexible technique using machine learning. However, a robust scheduling technique may not al-
ways guarantee the best performance in all possible execution scenarios and for all application
parameters (e.g. problem size and data distribution). Thus, dynamically selecting the best
performing DLS technique is of paramount importance, given the broad spectrum of available
DLS techniques, each with unique properties. Selecting the best performing DLS technique
for time-stepping applications, using reinforcement learning was introduced [12] by adapting
to the variations in the delivered computational speed during previous time-steps. In addition,
machine learning and decision trees were used to select the best performing DLS technique
dynamically from a portfolio of DLS techniques [10] and for multi-threaded applications par-
allelized with OpenMP [25] or with Charm++ [26]. A knowledge-based rule was design [] to
select a scheduling technique that improves the performance of the application. Application
and system characteristics need to be feed to the rule to select an appropriate scheduling tech-
nique for a portfolio of scheduling techniques. However, perturbations during execution was
not considered, and the selected scheduling technique is not changed during execution.
Scheduling solutions based on optimization techniques, such as, genetic and evolutionary
algorithms, can not adapt to perturbations during execution. None of the aforementioned
8efforts considered perturbations in network bandwidth or latency. This work complements
the previous efforts by studying the performance of scientific applications using nonadaptive
and adaptive DLS techniques under different perturbation scenarios (variations in delivered
computational speed, network bandwidth, and network latency) on a heterogeneous comput-
ing system. A new approach, namely simulator-assisted scheduling (SimAS ) is introduced, to
dynamically select DLS techniques that improve the performance of applications on heteroge-
neous system under multiple sources of perturbations known mostly during execution.
3 Simulator-Assisted Scheduling Approach
(SimAS)
The SimAS is inspired by control theory, where a controller (scheduler) is used to achieve and
maintain a desired state (load balance) of the system (parallel loop execution), as illustrated
in Figure 2(a) and (b). The SimAS concept is motivated by the well-known control strategy
model predictive control (MPC) [27]. The MPC controller predicts the performance of the
system with different control signals to optimize system performance. As shown in Figure 2b,
a call to SimAS is inserted inside a typical scheduling loop. SimAS leverages state-of-the-art
simulation toolkits to estimate the performance of an application in a given execution scenario.
The system monitor and estimator components read the system state during the execution and
update the computing system representation accordingly. The above steps may be repeated
several times during the execution of the loop, and the SimAS call frequency can be aligned
with the perturbations frequency or intensity.
The advantage of SimAS is that it leverages the use of already developed state-of-the-art
simulators to predict the performance dynamically during execution. The prediction accuracy
of a simulator is strongly influenced by the representation of both the applications and the
systems in simulation as well as by the subsystem models it comprises [20]. Given that the
main concern of this work is load imbalanced computationally-intensive applications with
replicated data, the influence of the memory subsystem (e.g. complex memory hierarchy) on
their performance is minimal. Therefore, application performance can accurately be predicted
via simulation. For instance, the percent error between native and simulative executions for a
given application (PSIA [14]) using the SG-SD interface was found to be between 0.95% and
2.99% [20]. The percent error is calculated as
%E = (1− Tsim
Tnative
)× 100 (1)
, where Tnative and Tsim are the native and simulative performance, respectively. Moreover,
it was found that the performance simulations with SimGrid captures the native applications
performance features and identifies the most efficient DLS technique for PSIA and Mandel-
brot applications [28]. It is expected that the accuracy and speed of the simulators employed
by SimAS will improve as they are continuously being developed and refined. The cost of
frequent calls to SimAS can be amortized by launching parallel SimAS instances to concur-
rently derive predictions for various DLS. Alternatively, this cost can be entirely mitigated by
asynchronously calling SimAS , concurrently to the application execution. Upon completion,
SimAS returns as recommendations best suited DLS technique to the calling application, which
can then directly use the recommended DLS to improve its performance.
The system monitor and estimator components can be implemented with a number of
system monitoring tools [29], such as collectl. Such tools can periodically be instantiated
to measure PE and network loads and to update the system representation in the simulator
for the next call to SimAS . The measured chunk execution times can also be used to estimate
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Figure 2: The proposed Simulation-assisted scheduling Algorithm Selection (SimAS ) approach for
the selection of DLS techniques. SimAS (b) is analogous to a typical control system (a). The
components highlighted in mint color represent the SimAS additions to a typical loop scheduling
system. The DLS4LB library (c.f. Section 4.2) is used for the parallel task scheduling and exe-
cution, LoopSim (c.f. Section 4.5) is used to predict the application performance with different
DLS techniques under perturbations. SimAS (c.f. Section 4.3) is integrated with DLS4LB to
communicate with LoopSim and to select DLS techniques dynamically during execution.
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the current PE computational speeds. The PE loads can be estimated and predicted using
autoregressive integrated moving average [30].
4 Experimental Design and Setup
In this work we employ a factorial design of experiments, due to the numerous parameters and
values to explore. The design of the factorial experiments is presented in the following (cf.
Table 1), along with details of the DLS techniques implementation and SimAS , the computing
system under test and its injected perturbations in native and simulative experiments.
Table 1: Design of factorial experiments
Factors Values Properties
Applications
PSIA
Mandelbrot
PSIA TS (time-stepping)
Mandelbrot TS (time-stepping)
Constant
Uniform
Normal
Exponential
Gamma
[5.9 · 107 .. 6.6 · 107] FLOP per iteration
[5.9 · 101 .. 2.6 · 108] FLOP per iteration
[5.9 · 107 .. 6.5 · 107] FLOP per iteration
[5.9 · 101 .. 2.6 · 108] FLOP per iteration
2.3 · 108 FLOP per iteration
[103 .. 7 · 108] FLOP per iteration
µ = 9.5 · 108 FLOP, σ = 7 · 107 FLOP, [6 · 108 .. 1.3 · 109] FLOP per iteration
λ = 1/3 · 108 FLOP, [9.48 · 102 .. 4.5 · 109] FLOP per iteration
k = 2, θ = 108 FLOP, [4.1 · 106 .. 2.7 · 109] FLOP per iteration
Problem size
N = 400,000 iterations, all applications except for
PSIA TS N = 4, 000 iterations per time-step ×10 time-steps
Mandelbrot N = 262, 144 iterations
Mandelbrot TS N = 16, 384 iterations per time-step ×10 time-steps
Loop scheduling
STATIC
SS, FSC, mFSC, GSS, TSS, FAC, WF
AWF-B, -C, -D, -E, AF
Static
Nonadaptive dynamic
Adaptive dynamic
Computing system
miniHPC
(heterogeneous HPC cluster)
22 Intel Broadwell nodes (22 · 20 cores), relative core weight = 0.817
4 Intel Xeon Phi KNL nodes (4 · 64 cores), relative core weight = 0.183
P = 128 heterogeneous (64 Broadwell + 64 KNL) cores
P = 416 heterogeneous (352 Broadwell + 64 KNL) cores
Perturbations
Nominal conditions np (no perturbations)
PE availability
pea-cm (constant mild): µ = 75%, σ = 0%
pea-cs (constant severe): µ = 25%, σ = 0%
pea-em (exponential mild): µ = 78%, σ = 24 · 10−3%
pea-es (exponential severe): µ = 31%, σ = 89 · 10−3%
Bandwidth
bw-cm (constant mild): µ = 1 · 10−5%, σ = 0%
bw-cs (constant severe): µ = 1 · 10−7%, σ = 0%
bw-em (exponential mild): µ = 1.1 · 10−1%, σ = 9 · 10−2%
bw-es (exponential severe): µ = 23 · 10−2%, σ = 19 · 10−2%
Latency
lat-cm (constant mild): µ = 1 · 10−5%, σ = 0%
lat-cs (constant severe): µ = 1 · 10−7%, σ = 0%
lat-em (exponential mild): µ = 1.2 · 10−5%, σ = 1.5 · 10−5%
lat-es (exponential severe): µ = 2.9 · 10−7%, σ = 1.8 · 10−7%
Combined
all-cm (constant mild): pea-cm, bw-cm, and lat-cm
all-cs (constant severe): pea-cs, bw-cs, and lat-cs
all-em (exponential mild): pea-em, bw-em, and lat-em
all-es (exponential severe): pea-es, bw-es, and lat-es
Experimentation
Native1 PSIA and Mandelbrot on 128 and 416 cores under targeted perturbations
Simulative
PSIA and Mandelbrot on 128 and 416 cores under all perturbations
Synthetic applications on 128 and 416 cores under all perturbations
1 Direct experiments on real HPC systems.
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4.1 Applications
This work considers two real-world applications and five synthetic workloads.
Real applications.
1. PSIA. The parallel spin-image algorithm [14] (PSIA), is a computationally-intensive appli-
cation from computer vision. The PSIA is embarrassingly parallel application and algorithmi-
cally load imbalanced where the computational effort of a loop iteration depends on the input
data. The performance of PSIA has been studied in prior work [14] and was enhanced for
execution on a heterogeneous cluster by using nonadaptive DLS techniques. The total number
of parallel loop iterations in PSIA is 400,000.
2. Mandelbrot. This application computes the Mandelbrot set [15] and generates its image.
The program is based on one of the codes available online3. The application is parallelized such
that the calculation of the value at every single pixel of a 2D image is a loop iteration, that
is performed in parallel. The application is modified to compute the function fc(z) = z
4 + c
instead of fc(z) = z
2 + c to increase the number of computations per task. The size of the
generated image is 512× 512 pixels resulting in 218 parallel loop iterations.
3. PSIA TS. This application is similar to PSIA. Unlike PSIA, PSIA TS is executed in
time-steps. It simulates applying spin-image transformations to an object in motion (a video),
where at each time-step a certain number of spin-images (4, 000) is created. PSIA TS is
executed for 10 time-steps.
4. Mandelbrot TS. This is the time-stepping version of Mandelbrot application. At each
time-step, the generated Mandelbrot set image at time t is zoomed-in by 5% on the center
of the image to generate the image at t + 1. Mandelbrot TS is executed for 10 time-steps.
The workload per time-step is reduced compared to Mandelbrot (single-sweep) such that the
execution time of 10 time-steps of Mandelbrot TS is comparable to the execution time of the
single-sweep version. This is desirable for the purpose of native experimentation given the
large set of experiments performed (see Table 1), to avoid extremely long execution times.
Synthetic workloads.
Five synthetic workloads are examined in this work. Each of the five synthetic workloads con-
tains 400,000 parallel loop iterations. The number of floating point operations (FLOP count)
in each loop iteration is assumed to follow five different probability distributions, namely:
constant, uniform, normal, exponential, and gamma probability distributions. This assump-
tion captures the characteristics of a wide range of applications. The probability distribution
parameters used to generate these FLOP counts are also given in Table 1.
4.2 Loop scheduling
Thirteen loop scheduling techniques are used to assess the performance of the above seven ap-
plications under various execution scenarios. These techniques represent a wide range of static
and dynamic loop scheduling approaches. The dynamic loop scheduling (DLS) techniques can
further be distinguished into five adaptive and seven nonadaptive techniques.
In general, the DLS techniques can be implemented using centralized or decentralized exe-
cution and control approach. The decentralized control approach was found to scale better by
eliminating a centralized master, and hence, the master-level contention [19]. The decentral-
ized control approach was used previously [31] using Intel MPI one-sided communications. The
Intel implementation uses extra threads that run in the background to handle the one-sided
communications. These threads introduce additional overhead during execution, and could
3https://github.com/CaptGreg/SenecaOOP345-attic/blob/master/parallel-pgm/mpi/mandelbrot-mpi-
dynamic.c
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prevent the application progress if these threads could not find enough computational power
to execute. Therefore, it was found that the centralized two-sided communication implemen-
tation of DLS is more suitable for this work.
The dynamic load balancing tool (DLB tool [16]) is extended and used to parallelize the
applications with dynamic loop self-scheduling and employs MPI two-sided communications
for work distribution among processes. The DLS4LB implements a master-worker execution
model, where the master is responsible for handling work requests from workers. In addition,
the master act also as a worker, and checks for outstanding work requests with a certain
adjustable frequency. The DLS4LB is designed to parallelize an application with minimum
changes. Algorithm 1 shows, in blue font color, the lines needed to be added to the application
code to parallelize it. The DLB tool originally contained the implementation of nine loop
scheduling techniques, namely STATIC, mFSC, GSS, FAC, AWF-B, AWF-C, AWF-D, AWF-
E, and AF. In this work, the tool is extended into DLS4LB to support four more dynamic
loop scheduling techniques, namely SS, FSC, TSS, and WF.
4.3 Simulation-assisted Algorithm Selection
In this work, the DLS4LB is extended to support the SimAS as the fourteenth option in the
DLS4LB . Taking the same approach of the DLS4LB of minimal application code changes, an
application can use the SimAS by inserting only two function calls, shown in green font color,
in Algorithm 1.
The SimAS setup function sets up the main data structure SimAS info that holds impor-
tant information, such as the number of PEs, the number of loop iterations, the path to the
simulator, the FLOP file that contains the FLOP count per loop iteration, and the platform
file that describes the computing system. In addition, SimAS setup asynchronously starts the
simulation of the application performance immediately with a portfolio of DLS techniques in
parallel. The SimAS setup sets the scheduling technique to a default DLS (AWF-B in this
work), to allow the application to start and avoid delaying the application execution.
The SimAS update checks (every 5 seconds in this work) if the simulation is finished, and
selects the DLS technique allows the application to finish the largest number of tasks in the
shortest time; otherwise it will keep the selected DLS technique unchanged. The SimAS update
reruns the simulation again if 50 seconds (the SimAS calling frequency) have passed since the
simulator was previously called. The SimAS update prevents the start of a new instance of
the simulator unless the earlier one is completed or the number of remaining unscheduled
iterations is less than or equal the number of PEs.
4.4 Computing system
The native experiments were conducted on miniHPC 4, a research and teaching cluster at
the Department of Mathematics and Computer Science at the University of Basel, Switzer-
land. It consists of 26 compute nodes: 22 nodes each with one dual socket Intel Xeon E5-
2640 v4 (20 cores) configuration and 4 nodes each with one Intel Xeon Phi Knights Landing
7210 processor (64 cores). All nodes are interconnected with Intel Omni-Path fabrics in a
nonblocking two-level fat-tree topology.
4miniHPC is a fully controlled non-production HPC cluster at the Department of Mathematics and Computer
Science at the University of Basel, Switzerland.
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Algorithm 1: Dynamic load balancing with SimAS support using the extended DLB tool
Data: SimAS info, DLS info, h, σ, N, P
1 #include <mpi.h>
2 #include “DLB SimAS”
3 MPI Init(&argc, &argv); MPI Comm size(MPI COMM WORLD, &nprocs);
MPI Comm rank(MPI COMM WORLD, &myid);
4 scheduling method = SimAS setup(SimAS info, P, N, h, sigma, sim path, FLOP file,
platform file);
5 DLS setup(MPI COMM WORLD, DLS info);
6 DLS startLoop (DLS info, N, scheduling method);
7 while not DLS terminated(DLS info) do
8 SimAS update(DLS info, SimAS info);
9 DLS startChunk(DLS info, Cstart, Csize);
10 Compute iterations(Cstart, size);
11 DLS endChunk(DLS info);
12 end
13 DLS endLoop(DLS info);
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4.5 Simulation
Applications.
LoopSim5, an SG-SD-based simulator, is used to simulate the applications of interest,
where the loop iterations in the application code are represented as tasks [20]. To represent
the computational effort associated with an application’s loop iterations, the number of floating
point operations (FLOP) of each loop iteration is counted using PAPI counters [32]. The FLOP
count per iteration is then read by LoopSim during execution to simulate the computation per
iteration. All DLS techniques supported by the DLS4LB are also implemented in LoopSim
and tasks are assigned to free and requesting simulated cores, similar to the native execution.
The pseudocode of LoopSim is presented in Listing 1. LoopSim reads in the number of
iterations (tasks), start task ID, the path to the file that contains the FLOP count per loop
iteration, the path to the computing system representation (see below), the selected scheduling
technique, and the maximum simulated time. The simulator reads the data and simulates the
loop execution using the selected DLS technique. It then outputs the simulated time and the
number of tasks executed in this simulated time. This information is read by the SimAS , which
compares different DLS techniques based on this information and selects the DLS technique
that results in the shortest execution time and largest number of finished tasks.
Listing 1: SG-SD loop simulator
#include <simdag . h>
#include <DLS\ s c h e d u l i n g . h>
//read input
read input ( num tasks , FLOP file , s t a r t t a s k I D , \
p l a t f o r m f i l e , DLS t , max sim t ) ;
//create tasks that represent loop iterations
Task array = c r e a t e t a s k s ( num tasks , FLOP fi le ) ;
s chedu l ed ta sk s = 0 ;
while(executed tasks ¡ num tasks) && (get sim time() ¡ max sim t)
{
i d l e p r o c e s s e s = g e t i d l e p r o c e s s e s ( ) ;
foreach(idle process in idle processes)
{
//read and update finsihed tasks
execu t ed ta sk s += g e t f i n i s h e d t a s k s ( i d l e p r o c e s s ) ;
// send work request to master
send work request ( i d l e p r o c e s s , master ) ;
chunk = ca l cu l a t e chunk ( Task array , num tasks , \
s chedu l ed ta sks , DLS t ) ;
//assign work to worker
send work ( master , i d l e p r o c e s s ) ;
s chedu l ed ta sk s += chunk ;
}
//resume simulation untill a task is finished, i.e., a process is idle
s i mu la t e ex e c u t i on ( p l a t f o r m f i l e ) ;
}
pr in t ( ” s imulated time : ” + get s im t ime ( ) ) ;
p r i n t ( ” f i n i s h e d ta sk s : ” + execu t ed ta sk s ) ;
5https://github.com/unibas-dmi-hpc/LoopSim
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Computing system. A computing system is represented in SG via an XML file denoted as
platform file. SG registers each processor core from their representation as a host in the
platform file. The computational speed of a processor core is estimated by measuring a
loop execution time and dividing it by the total number of floating point operations included in
the loop [20]. A Xeon core was found to be four times faster than a Xeon Phi core as indicated
by the relative core weights (cf. Table 1). The network bandwidth and latency represented in
the platform file are calibrated with the SG calibration procedure6.
4.6 Perturbations
Three different categories of perturbations are considered in this work, namely delivered compu-
tational speed, available network bandwidth, and available network latency. Two intensities are
considered, mild and severe, for each category. Two scenarios are considered for each inten-
sity, where the value of the delivered computational speed is either constant or exponentially
distributed.
All perturbations (cf. Table 1) are considered to occur periodically, with a period of 100 sec-
onds where the perturbations affect the system only during 50% of the perturbation period.
The network (bandwidth and latency) perturbations commence with the application execu-
tion, while the delivered computational speed perturbations begin 50 seconds after the start
of the application. Another perturbation scenario is created by combining all perturbations
from the other individual categories.
Perturbations in simulative experiments. All perturbations are enacted in SG during
simulation via the availability, bandwidth, latency, and platform files to represent pertur-
bations in delivered computational speed, network available bandwidth, and network latency,
respectively.
Perturbations in native experiments. A program (CPU burner) is launched in parallel
and pinned on the same processor cores as the application to induce perturbations on the PE
availability in native execution. The program is executed periodically every 100 seconds and
is only active during a fraction of this period that corresponds to the required PE availability
perturbation (75% or 25%).
For injecting perturbations in the link latency, the MPI communication functions are inter-
cepted using the MPI profiling interface (PMPI), and certain delays are inserted to simulate
longer communication latencies. Given that the applications of interest are computationally-
intensive and the communicated data size between application’s processes is minimal, per-
turbations in the network bandwidth does not have a significant effect on the application
performance, as can be seen from the simulative experiments below. Therefore, perturbations
in the network bandwidth are excluded from native experimentation.
A combined perturbations scenario is created for the native execution by combining PE
availability perturbations and network latency perturbations. As both perturbation distri-
butions (constant and exponential) have a comparable effect on the performance, where the
impact of constantly distributed perturbations is more evident, only the constant distribution
of perturbations is considered in the native experiments.
5 Evaluation and Analysis
An analysis of the load imbalance of the real applications considered in this work is presented
in this section. The performance results of the execution of the applications with different loop
scheduling techniques under different execution scenarios are illustrated and discussed.
6http://simgrid.gforge.inria.fr/contrib/smpi-calibration-doc/
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(c) Mandelbrot performance on 416 cores
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(d) Load imbalance of Mandelbrot on 416 cores
Figure 3: Execution load imbalance of the native execution of PSIA and Mandelbrot on 416 het-
erogeneous cores of the miniHPC system under no perturbations. The parallel loop execution time
T looppar and the median of the load imbalance metrics over five executions are reported.
5.1 Load imbalance in PSIA and Mandelbrot
Both, PSIA and Mandelbrot, applications suffer from load imbalance that stems from the
variation in the number of computational operations per loop iteration. The number of com-
putations varies in both applications due to a conditional statement in their code that can
increase or decrease the number of computations per loop iteration based on the input data.
As a measure of the variation of the loop iteration execution times for both applications, the
standard deviation of loop iterations execution times σ is derived for both applications by
means of their sequential execution on a single processor core (to avoid any parallelization
overheads). The median of 20 measurements of σ for PSIA was found to be 0.00327, whereas
it was one order of magnitude higher for the Mandelbrot, namely 0.06056.
Two metrics are considered to measure the load imbalance of the parallel execution of
the applications on the miniHPC, namely the coefficient of variation (c.o.v.) of the parallel
processes finishing times [5] and the ratio of the mean process finishing times to the maximum
process finishing time (mean/max). The c.o.v. is calculated as the ratio between the standard
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(d) Load imbalance of Mandelbrot on 128 cores
Figure 4: Execution load imbalance of the native execution of PSIA and Mandelbrot on 128 het-
erogeneous cores of the miniHPC system under no perturbations. The parallel loop execution time
T looppar and the median of the load imbalance metrics over five executions are reported.
deviation of processes finishing times to their mean value. A severe execution load imbalance
corresponds to a high value of c.o.v. and a low value of mean/max. Figure 3b and Figure 3d
show the median of the two load imbalance metrics over five executions. Both metrics indicate
high load imbalance for the applications executed with STATIC, FSC, mFSC, GSS, TSS, and
FAC, which correspond to longer parallel loop execution times in Figure 3a and Figure 3c. A
similar performance can also be observed in Figure 4 for PSIA and Mandelbrot executed on
128 heterogeneous cores of the miniHPC system. An inspection of the Mandelbrot execution
times with AF, for both system sizes, reveals that the high variation in the execution time
with 416 cores is due to the small number of loop iterations per PE. The small number of loop
iterations per PE and the high variation of loop iterations execution times of Mandelbrot did
not offer sufficient opportunity to AF to accurately learn the PE weights. In the execution
of Mandelbrot on 128 cores, the number of loop iterations per core is higher than on 416
cores as the problem size is fixed. This allowed the improved and more stable performance of
Mandelbrot with AF on 128 cores.
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5.2 Performance of Scientific Applications under Perturba-
tions
Simulative experiments. The simulative performance results of the two real applications,
PSIA and Mandelbrot, under perturbations are shown in Figures 5 - 8. One can note that
STATIC, GSS, TSS, and FAC perform poorly on heterogeneous systems. Also, WF can not
accommodate the variability in the system due to perturbations, especially to perturbations
in the delivered computational speed of the PEs. The performance of FSC and mFSC is, in
general, higher than that of STATIC, GSS, TSS, FAC, and WF. However, FSC and mFSC are
highly affected by the perturbations in the PE availability. SS is resilient to perturbations in
the delivered computational speed of the PEs. However, it is significantly influenced by the
network latency variations, as can be seen in Figures 5 - 8 lat-cs and lat-es.
Perturbations in the network bandwidth show a minimal influence on performance, as the
PEs only communicate loop iteration indices to calculate the start index of the next chunk.
Therefore, the communicated messages are small. The bandwidth perturbations are, thus, not
selected for subsequent more targeted native experiments under perturbations.
The adaptive techniques perform comparably except for AWF-E in Mandelbrot on 128
cores (Figure 7a), with a slight advantage for AWF-B as can be seen in Figure 8a all-cs
and all-es. However, in certain cases, other techniques outperform the adaptive techniques.
Specifically, SS outperforms AWF-B in Figure 7a and Figure 8a pea-cs and pea-es.
These results suggest that no single DLS outperforms all other techniques in all execution
scenarios. Therefore, the best strategy is to dynamically select a DLS based on the current
application and system states. The SimAS is called every 50 seconds, when there is a work
request, to select the best performing DLS. The DLS techniques with poor performance on
heterogeneous systems, i.e., GSS, TSS, and FAC, are excluded from the DLS portfolio provided
to the SimAS to speed up the simulation. A closer analysis of the SimAS -based results
reveals that it resulted in the shortest execution time in most execution scenarios, especially
for Mandelbrot, as shown in Figure 8a lat-cs and lat-es, and for PSIA pea-cm in Figure 5a
and Figure 6a. In other cases, the application performance with SimAS was slightly poorer
than the best execution time achieved by other DLS techniques. This is due to the fact
that loop scheduling is, by definition, non-preemptive and the execution of already scheduled
loop iterations can not be preempted to be resumed with the newly (expected more suitable)
selected DLS. Inspecting the simulation results of the synthetic workloads in Figures 9 - 18,
one can see that the same observations from the real applications are also confirmed by the
results of synthetic workloads.
Native experiments.
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(a) PSIA simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 44.4% 0.0% 22.2% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 25.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 12.5% 0.0%
all-cs 0.0% 14.3% 7.1% 14.3% 0.0% 0.0% 0.0% 42.9% 21.4% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 37.5% 0.0% 12.5% 0.0% 0.0% 0.0% 12.5% 37.5% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 28.6% 28.6% 0.0% 0.0% 0.0% 14.3%
lat-em 0.0% 0.0% 12.5% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 12.5%
lat-cs 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 28.6% 28.6% 14.3% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-es 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-em 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-cs 0.0% 0.0% 10.0% 40.0% 0.0% 0.0% 0.0% 30.0% 10.0% 10.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 20.0% 20.0% 0.0% 0.0% 0.0% 40.0% 20.0% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 55.6% 0.0% 11.1% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 12.5% 0.0% 37.5% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 44.4% 0.0% 33.3% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 12.5% 0.0% 37.5% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 5: Simulative performance results of PSIA without (denoted with np) and with (the rest)
perturbations using SimAS and other thirteen loop scheduling techniques on 128 cores of miniHPC.
Percent performance improvement normalized to STATIC in np scenario (baseline case without any
perturbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table shows the DLS
techniques dynamically selected by SimAS during execution.
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(a) PSIA simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
all-cs 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 50.0%
lat-cs 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 50.0%
bw-em 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 50.0%
bw-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
bw-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
pea-es 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
pea-cs 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
np 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 6: Simulative performance results of PSIA without (denoted with np) and with (the rest)
perturbations using SimAS and other thirteen loop scheduling techniques on 416 cores of miniHPC.
Percent performance improvement normalized to STATIC in np scenario (baseline case without any
perturbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table shows the DLS
techniques dynamically selected by SimAS during execution.
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(a) Mandelbrot simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 11.1% 55.6% 0.0% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 12.5% 37.5% 37.5% 0.0% 0.0% 0.0% 12.5% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 10.0% 40.0% 20.0% 0.0% 0.0% 0.0% 20.0% 10.0% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 25.0% 25.0% 12.5% 0.0% 0.0% 0.0% 12.5% 25.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 14.3% 28.6% 14.3% 0.0% 0.0% 0.0% 14.3% 28.6% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 28.6% 42.9% 0.0% 0.0% 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 12.5% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 0.0% 12.5% 0.0%
bw-es 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 14.3% 42.9% 28.6% 0.0% 0.0% 0.0% 14.3% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 22.2% 33.3% 33.3% 0.0% 0.0% 0.0% 11.1% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 25.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 22.2% 44.4% 11.1% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0% 33.3% 22.2% 0.0% 11.1% 0.0% 0.0%
np 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 7: Simulative performance results of Mandelbrot without (denoted with np) and with
(the rest) perturbations using SimAS and other thirteen loop scheduling techniques on 128 cores
of miniHPC. Percent performance improvement normalized to STATIC in np scenario (baseline
case without any perturbations and baseline load balancing method). White, red, and blue denote
baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively. The
table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Mandelbrot simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 50.0% 0.0% 0.0% 0.0%
all-em 0.0% 50.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 50.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 75.0% 25.0% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0%
bw-es 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0%
bw-em 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 50.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0%
pea-es 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0%
pea-em 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 50.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0%
np 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 8: Simulative performance results of Mandelbrot without (denoted with np) and with
(the rest) perturbations using SimAS and other thirteen loop scheduling techniques on 416 cores
of miniHPC. Percent performance improvement normalized to STATIC in np scenario (baseline
case without any perturbations and baseline load balancing method). White, red, and blue denote
baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively. The
table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Constant workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 36.4% 54.5% 3.0% 0.0% 0.0% 0.0% 3.0% 0.0% 3.0% 0.0% 0.0% 0.0%
all-em 0.0% 46.4% 39.3% 3.6% 0.0% 0.0% 0.0% 10.7% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 28.8% 57.5% 2.7% 0.0% 0.0% 0.0% 9.6% 1.4% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 58.6% 24.1% 6.9% 0.0% 0.0% 0.0% 10.3% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 42.9% 42.9% 7.1% 0.0% 0.0% 0.0% 7.1% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 38.5% 38.5% 11.5% 0.0% 0.0% 0.0% 7.7% 0.0% 0.0% 0.0% 0.0% 3.8%
lat-cs 0.0% 53.7% 31.7% 4.9% 0.0% 0.0% 0.0% 7.3% 0.0% 0.0% 0.0% 0.0% 2.4%
lat-cm 0.0% 46.2% 30.8% 7.7% 0.0% 0.0% 0.0% 11.5% 0.0% 0.0% 0.0% 3.8% 0.0%
bw-es 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 39.3% 42.9% 7.1% 0.0% 0.0% 0.0% 10.7% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 4.0% 80.0% 8.0% 0.0% 0.0% 0.0% 4.0% 0.0% 0.0% 0.0% 4.0% 0.0%
pea-es 0.0% 29.0% 51.6% 0.0% 0.0% 0.0% 0.0% 12.9% 3.2% 3.2% 0.0% 0.0% 0.0%
pea-em 0.0% 77.8% 11.1% 3.7% 0.0% 0.0% 0.0% 7.4% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 35.0% 40.0% 0.0% 0.0% 0.0% 0.0% 20.0% 2.5% 2.5% 0.0% 0.0% 0.0%
pea-cm 0.0% 72.4% 6.9% 0.0% 0.0% 0.0% 0.0% 10.3% 3.4% 6.9% 0.0% 0.0% 0.0%
np 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 9: Simulative performance results of Constant synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 128 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Constant workload simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 25.0% 12.5% 12.5% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 12.5% 12.5% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 16.7% 0.0% 16.7% 0.0% 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 20.0% 0.0% 20.0% 0.0% 0.0% 0.0% 20.0% 20.0% 0.0% 0.0% 0.0% 20.0%
lat-cs 0.0% 42.9% 0.0% 14.3% 0.0% 0.0% 0.0% 28.6% 14.3% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 16.7% 16.7% 0.0% 0.0% 0.0% 33.3% 16.7% 16.7% 0.0% 0.0% 0.0%
bw-es 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 16.7% 33.3% 16.7% 0.0% 0.0% 0.0%
bw-em 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 16.7% 33.3% 16.7% 0.0% 0.0% 0.0%
bw-cs 0.0% 0.0% 20.0% 40.0% 0.0% 0.0% 0.0% 20.0% 20.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 20.0% 40.0% 0.0% 0.0% 0.0% 0.0% 20.0% 20.0% 0.0% 0.0% 0.0%
pea-es 0.0% 28.6% 14.3% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 14.3% 0.0% 0.0% 0.0%
pea-em 0.0% 33.3% 16.7% 16.7% 0.0% 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 28.6% 0.0% 28.6% 0.0% 0.0% 0.0% 14.3% 14.3% 14.3% 0.0% 0.0% 0.0%
pea-cm 0.0% 50.0% 0.0% 16.7% 0.0% 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 0.0% 33.3% 0.0% 0.0% 0.0% 0.0% 16.7% 33.3% 16.7% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 10: Simulative performance results of Constant synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 416 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Uniform workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 20.8% 56.2% 0.0% 0.0% 0.0% 0.0% 20.8% 2.1% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 2.3% 77.3% 2.3% 0.0% 0.0% 0.0% 18.2% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 19.4% 54.8% 0.0% 0.0% 0.0% 0.0% 24.2% 1.6% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 2.0% 73.5% 0.0% 0.0% 0.0% 0.0% 22.4% 2.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 73.9% 0.0% 0.0% 0.0% 0.0% 19.6% 2.2% 4.3% 0.0% 0.0% 0.0%
lat-em 0.0% 4.5% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 4.5% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 2.1% 74.5% 2.1% 0.0% 0.0% 0.0% 19.1% 0.0% 2.1% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 71.7% 2.2% 0.0% 0.0% 0.0% 23.9% 0.0% 0.0% 0.0% 2.2% 0.0%
bw-es 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 4.7% 74.4% 2.3% 0.0% 0.0% 0.0% 16.3% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 70.2% 2.1% 0.0% 0.0% 0.0% 25.5% 0.0% 2.1% 0.0% 0.0% 0.0%
pea-es 0.0% 14.6% 64.6% 2.1% 0.0% 0.0% 0.0% 16.7% 2.1% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 4.4% 73.3% 0.0% 0.0% 0.0% 0.0% 17.8% 4.4% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 16.7% 56.7% 0.0% 0.0% 0.0% 0.0% 25.0% 1.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 4.1% 75.5% 0.0% 0.0% 0.0% 0.0% 18.4% 2.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 11: Simulative performance results of Uniform synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 128 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Uniform workload simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 7.7% 23.1% 30.8% 0.0% 0.0% 0.0% 30.8% 7.7% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 11.1% 22.2% 22.2% 0.0% 0.0% 0.0% 22.2% 22.2% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 0.0% 35.7% 28.6% 0.0% 0.0% 0.0% 28.6% 7.1% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 10.0% 40.0% 10.0% 0.0% 0.0% 0.0% 30.0% 10.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 22.2% 11.1% 0.0% 0.0% 0.0% 44.4% 22.2% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 0.0% 22.2% 22.2% 0.0% 0.0% 0.0% 22.2% 11.1% 22.2% 0.0% 0.0% 0.0%
lat-cs 0.0% 0.0% 16.7% 33.3% 0.0% 0.0% 0.0% 41.7% 8.3% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 11.1% 22.2% 44.4% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 11.1% 33.3% 22.2% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 11.1% 33.3% 22.2% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 0.0% 33.3% 33.3% 0.0% 0.0% 0.0% 22.2% 11.1% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 22.2% 22.2% 0.0% 0.0% 0.0% 22.2% 22.2% 11.1% 0.0% 0.0% 0.0%
pea-es 0.0% 9.1% 63.6% 0.0% 0.0% 0.0% 0.0% 18.2% 9.1% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 22.2% 33.3% 11.1% 0.0% 0.0% 0.0% 22.2% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 0.0% 70.0% 0.0% 0.0% 0.0% 0.0% 10.0% 20.0% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 22.2% 33.3% 22.2% 0.0% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0%
np 0.0% 11.1% 33.3% 22.2% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12: Simulative performance results of Uniform synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 416 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Normal workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 92.6% 5.6% 0.0% 0.0% 0.0% 0.0% 1.9% 0.0% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 93.1% 1.7% 0.0% 0.0% 0.0% 0.0% 4.6% 0.6% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 91.3% 1.7% 0.0% 0.0% 0.0% 0.0% 6.1% 0.9% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 92.0% 2.9% 0.0% 0.0% 0.0% 0.0% 4.3% 0.7% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 87.2% 5.5% 0.0% 0.0% 0.0% 0.0% 6.4% 0.0% 0.0% 0.0% 0.9% 0.0%
bw-es 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 89.6% 5.7% 0.9% 0.0% 0.0% 0.0% 3.8% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 89.1% 4.5% 0.0% 0.0% 0.0% 0.0% 5.5% 0.9% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 91.8% 1.5% 0.0% 0.0% 0.0% 0.0% 6.0% 0.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 73.7% 3.6% 0.0% 0.0% 0.0% 0.0% 21.9% 0.7% 0.0% 0.0% 0.0% 0.0%
np 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 13: Simulative performance results of Normal synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 128 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Normal workload simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 19.2% 65.4% 0.0% 0.0% 0.0% 0.0% 11.5% 3.8% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 12.5% 62.5% 0.0% 0.0% 0.0% 0.0% 8.3% 16.7% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 25.7% 51.4% 0.0% 0.0% 0.0% 0.0% 20.0% 2.9% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 14.8% 51.9% 11.1% 0.0% 0.0% 0.0% 18.5% 3.7% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 9.1% 50.0% 9.1% 0.0% 0.0% 0.0% 4.5% 18.2% 9.1% 0.0% 0.0% 0.0%
lat-em 0.0% 9.1% 68.2% 9.1% 0.0% 0.0% 0.0% 13.6% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 8.7% 56.5% 8.7% 0.0% 0.0% 0.0% 8.7% 17.4% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 9.1% 68.2% 13.6% 0.0% 0.0% 0.0% 9.1% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 9.1% 54.5% 4.5% 0.0% 0.0% 0.0% 13.6% 18.2% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 9.1% 54.5% 4.5% 0.0% 0.0% 0.0% 13.6% 18.2% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 4.0% 64.0% 4.0% 0.0% 0.0% 0.0% 20.0% 8.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 8.7% 69.6% 0.0% 0.0% 0.0% 0.0% 13.0% 8.7% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 23.1% 61.5% 3.8% 0.0% 0.0% 0.0% 11.5% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 0.0% 79.2% 0.0% 0.0% 0.0% 0.0% 12.5% 8.3% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 21.9% 53.1% 0.0% 0.0% 0.0% 0.0% 21.9% 3.1% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 4.3% 82.6% 4.3% 0.0% 0.0% 0.0% 4.3% 4.3% 0.0% 0.0% 0.0% 0.0%
np 0.0% 9.1% 54.5% 4.5% 0.0% 0.0% 0.0% 13.6% 18.2% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 14: Simulative performance results of Normal synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 416 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Exponential workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 4.7% 72.1% 0.0% 0.0% 0.0% 0.0% 18.6% 4.7% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 0.0% 73.2% 2.4% 0.0% 0.0% 0.0% 22.0% 2.4% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 9.3% 66.7% 1.9% 0.0% 0.0% 0.0% 22.2% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 4.7% 72.1% 0.0% 0.0% 0.0% 0.0% 20.9% 2.3% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 5.0% 70.0% 2.5% 0.0% 0.0% 0.0% 20.0% 2.5% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 2.5% 72.5% 0.0% 0.0% 0.0% 0.0% 20.0% 2.5% 0.0% 0.0% 2.5% 0.0%
lat-cs 0.0% 0.0% 73.8% 0.0% 0.0% 0.0% 0.0% 21.4% 4.8% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 71.8% 2.6% 0.0% 0.0% 0.0% 23.1% 2.6% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
bw-em 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
bw-cs 0.0% 5.0% 72.5% 2.5% 0.0% 0.0% 0.0% 20.0% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 72.5% 0.0% 0.0% 0.0% 0.0% 22.5% 2.5% 0.0% 0.0% 0.0% 2.5%
pea-es 0.0% 9.3% 72.1% 2.3% 0.0% 0.0% 0.0% 16.3% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 9.5% 69.0% 0.0% 0.0% 0.0% 0.0% 19.0% 2.4% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 5.8% 67.3% 0.0% 0.0% 0.0% 0.0% 25.0% 1.9% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 7.0% 72.1% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 15: Simulative performance results of Exponential synthetic workload without (denoted
with np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling tech-
niques on 128 cores of miniHPC. Percent performance improvement normalized to STATIC in np
scenario (baseline case without any perturbations and baseline load balancing method). White,
red, and blue denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Exponential workload simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 0.0% 3.8% 11.5% 0.0% 0.0% 0.0% 73.1% 11.5% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 10.0% 30.0% 0.0% 0.0% 0.0% 0.0% 40.0% 20.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 18.2% 54.5% 9.1% 0.0% 0.0% 0.0% 9.1% 9.1% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 0.0% 8.3% 25.0% 0.0% 0.0% 0.0% 50.0% 16.7% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 25.0% 37.5% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 9.1% 9.1% 9.1% 0.0% 0.0% 0.0% 54.5% 18.2% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 0.0% 8.3% 8.3% 0.0% 0.0% 0.0% 66.7% 16.7% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 12.5% 37.5% 25.0% 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 10.0% 10.0% 10.0% 0.0% 0.0% 0.0% 50.0% 20.0% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 10.0% 10.0% 10.0% 0.0% 0.0% 0.0% 50.0% 20.0% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 25.0% 25.0% 37.5% 0.0% 0.0% 0.0% 0.0% 12.5% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 10.0% 10.0% 20.0% 0.0% 0.0% 0.0% 40.0% 20.0% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 11.1% 44.4% 22.2% 0.0% 0.0% 0.0% 22.2% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 12.5% 50.0% 12.5% 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 15.4% 30.8% 7.7% 0.0% 0.0% 0.0% 38.5% 7.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 12.5% 62.5% 0.0% 0.0% 0.0% 0.0% 12.5% 12.5% 0.0% 0.0% 0.0% 0.0%
np 0.0% 0.0% 10.0% 10.0% 0.0% 0.0% 0.0% 60.0% 20.0% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 16: Simulative performance results of Exponential synthetic workload without (denoted
with np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling tech-
niques on 416 cores of miniHPC. Percent performance improvement normalized to STATIC in np
scenario (baseline case without any perturbations and baseline load balancing method). White,
red, and blue denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Gamma workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 21.3% 57.4% 0.0% 0.0% 0.0% 0.0% 19.1% 2.1% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 4.5% 75.0% 4.5% 0.0% 0.0% 0.0% 15.9% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 18.3% 55.0% 1.7% 0.0% 0.0% 0.0% 23.3% 1.7% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 6.2% 72.9% 0.0% 0.0% 0.0% 0.0% 18.8% 2.1% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 71.1% 2.2% 0.0% 0.0% 0.0% 24.4% 0.0% 2.2% 0.0% 0.0% 0.0%
lat-em 0.0% 4.4% 71.1% 2.2% 0.0% 0.0% 0.0% 20.0% 0.0% 0.0% 2.2% 0.0% 0.0%
lat-cs 0.0% 0.0% 75.0% 2.3% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 2.3% 0.0% 0.0%
lat-cm 0.0% 0.0% 75.0% 0.0% 0.0% 0.0% 0.0% 20.5% 2.3% 0.0% 0.0% 2.3% 0.0%
bw-es 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 2.4% 78.6% 2.4% 0.0% 0.0% 0.0% 16.7% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 4.5% 72.7% 2.3% 0.0% 0.0% 0.0% 20.5% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 12.8% 61.7% 0.0% 0.0% 0.0% 0.0% 19.1% 4.3% 2.1% 0.0% 0.0% 0.0%
pea-em 0.0% 2.3% 74.4% 2.3% 0.0% 0.0% 0.0% 18.6% 2.3% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 10.3% 62.1% 0.0% 0.0% 0.0% 0.0% 25.9% 1.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 4.3% 72.3% 4.3% 0.0% 0.0% 0.0% 19.1% 0.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 17: Simulative performance results of Gamma synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 128 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Gamma workload simulative performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 10.0% 30.0% 30.0% 0.0% 0.0% 0.0% 20.0% 10.0% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 22.2% 33.3% 22.2% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 0.0% 30.8% 15.4% 0.0% 0.0% 0.0% 38.5% 15.4% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 11.1% 44.4% 11.1% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 22.2% 22.2% 0.0% 0.0% 0.0% 44.4% 11.1% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 37.5% 12.5% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 0.0% 22.2% 11.1% 0.0% 0.0% 0.0% 44.4% 11.1% 0.0% 0.0% 0.0% 11.1%
lat-cm 0.0% 0.0% 22.2% 22.2% 0.0% 0.0% 0.0% 33.3% 11.1% 11.1% 0.0% 0.0% 0.0%
bw-es 0.0% 0.0% 33.3% 11.1% 0.0% 0.0% 0.0% 22.2% 33.3% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 0.0% 33.3% 11.1% 0.0% 0.0% 0.0% 22.2% 33.3% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 22.2% 22.2% 22.2% 0.0% 0.0% 0.0% 22.2% 11.1% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 11.1% 44.4% 0.0% 0.0% 0.0% 0.0% 33.3% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 20.0% 50.0% 20.0% 0.0% 0.0% 0.0% 10.0% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 11.1% 44.4% 22.2% 0.0% 0.0% 0.0% 22.2% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 9.1% 63.6% 0.0% 0.0% 0.0% 0.0% 9.1% 18.2% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 12.5% 37.5% 0.0% 0.0% 0.0% 0.0% 12.5% 37.5% 0.0% 0.0% 0.0% 0.0%
np 0.0% 0.0% 33.3% 11.1% 0.0% 0.0% 0.0% 22.2% 33.3% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 18: Simulative performance results of Gamma synthetic workload without (denoted with
np) and with (the rest) perturbations using SimAS and other thirteen loop scheduling techniques
on 416 cores of miniHPC. Percent performance improvement normalized to STATIC in np scenario
(baseline case without any perturbations and baseline load balancing method). White, red, and blue
denote baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively.
The table shows the DLS techniques dynamically selected by SimAS during execution.
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(a) PSIA native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0 0.0 55.0 12.6 0.0 0.0 0.0 32.5 0.0 0.0 0.0 0.0 0.0 0.4
pea+lat-cm 0.0 0.0 32.3 16.7 0.0 0.0 0.0 31.2 14.6 2.1 3.1 0.0 0.0 0.7
lat-cs 0.0 0.0 5.1 11.8 0.0 0.0 0.0 19.9 42.6 1.5 18.4 0.7 0.0 0.4
lat-cm 0.0 0.0 1.7 7.6 0.0 0.0 0.0 23.5 35.3 12.6 13.4 3.4 2.5 0.5
pea-cs 0.0 0.0 4.1 18.2 0.0 0.0 0.0 13.2 33.9 12.4 8.3 5.0 5.0 0.6
pea-cm 0.0 0.0 0.8 16.7 0.0 0.0 0.0 24.2 27.5 18.3 5.0 4.2 3.3 0.6
np 0.0 0.0 4.5 17.0 0.0 0.0 0.0 18.8 24.1 13.4 7.1 11.6 3.6 0.5
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 19: Native performance results of PSIA without (denoted with np) and with (the rest)
perturbations using SimAS and other thirteen loop scheduling techniques on miniHPC. Percent
performance improvement normalized to STATIC in np scenario (baseline case without any per-
turbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table shows the DLS
techniques dynamically selected by SimAS and the percent of execution time spent in SimAS calls.
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(a) PSIA native performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0 0.0 54.2 0.0 0.0 0.0 0.0 45.8 0.0 0.0 0.0 0.0 0.0 0.1
pea+lat-cm 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.1
lat-cs 0.0 0.0 38.5 0.0 0.0 0.0 0.0 61.5 0.0 0.0 0.0 0.0 0.0 0.1
lat-cm 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.1
pea-cs 0.0 0.0 0.0 0.0 0.0 0.0 0.0 50.0 0.0 0.0 0.0 0.0 50.0 0.1
pea-cm 0.0 0.0 0.0 0.0 0.0 0.0 0.0 50.0 0.0 0.0 0.0 0.0 50.0 0.1
np 0.0 0.0 0.0 0.0 0.0 0.0 0.0 50.0 0.0 0.0 0.0 0.0 50.0 0.1
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 20: Native performance results of PSIA without (denoted with np) and with (the rest)
perturbations using SimAS and other thirteen loop scheduling techniques on 416 cores of miniHPC.
Percent performance improvement normalized to STATIC in np scenario (baseline case without any
perturbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table shows the DLS
techniques dynamically selected by SimAS and the percent of execution time spent in SimAS calls.
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(a) Mandelbrot native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0 0.0 11.8 36.5 0.0 0.0 0.0 38.8 7.1 0.0 5.9 0.0 0.0 0.2
pea+lat-cm 0.0 0.0 22.5 21.3 0.0 0.0 0.0 23.6 11.2 0.0 7.9 0.0 13.5 0.3
lat-cs 0.0 0.0 1.1 12.5 0.0 0.0 0.0 40.9 30.7 0.0 14.8 0.0 0.0 0.3
lat-cm 0.0 0.0 34.4 19.8 0.0 0.0 0.0 20.8 3.1 1.0 7.3 0.0 13.5 0.3
pea-cs 0.0 0.0 33.3 13.3 0.0 0.0 0.0 23.3 12.2 3.3 3.3 2.2 8.9 0.3
pea-cm 0.0 0.0 32.5 16.9 0.0 0.0 0.0 28.9 9.6 3.6 0.0 1.2 7.2 0.3
np 0.0 0.0 35.6 19.5 0.0 0.0 0.0 23.0 4.6 0.0 8.0 0.0 9.2 0.4
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 21: Native performance results of Mandelbrot without (denoted with np) and with (the
rest) perturbations using SimAS and other thirteen loop scheduling techniques on 128 cores of
miniHPC. Percent performance improvement normalized to STATIC in np scenario (baseline case
without any perturbations and baseline load balancing method). White, red, and blue denote
baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively. Each
table shows the DLS techniques dynamically selected by SimAS and the percent of execution time
spent in SimAS calls.
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(a) Mandelbrot native performance on 416 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.2
pea+lat-cm 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.1
lat-cs 0.0 0.0 30.4 7.1 0.0 0.0 0.0 50.0 8.9 0.0 3.6 0.0 0.0 0.3
lat-cm 0.0 0.0 0.0 30.0 0.0 0.0 0.0 70.0 0.0 0.0 0.0 0.0 0.0 0.3
pea-cs 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.3
pea-cm 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.2
np 0.0 0.0 0.0 0.0 0.0 0.0 0.0 100.0 0.0 0.0 0.0 0.0 0.0 0.3
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 22: Native performance results of Mandelbrot without (denoted with np) and with (the
rest) perturbations using SimAS and other thirteen loop scheduling techniques on 416 cores of
miniHPC. Percent performance improvement normalized to STATIC in np scenario (baseline case
without any perturbations and baseline load balancing method). White, red, and blue denote
baseline (= 100%), degraded (> 100%), and improved performance (< 100%), respectively. Each
table shows the DLS techniques dynamically selected by SimAS and the percent of execution time
spent in SimAS calls.
A targeted selection of native experiments have been conducted for PSIA and Mandel-
brot. The constant distribution of perturbation values was selected, as it significantly impacts
the applications performance. Perturbations in the network bandwidth were excluded from
native experimentation due to their minimal impact on performance (as shown above). The
performance results of PSIA and Mandelbrot with the thirteen DLS techniques under pertur-
bations is shown in Figures 19 -22. Similar to the simulation-based predictions, the nonadap-
tive DLS techniques perform poorly on the perturbed heterogeneous system. In particular,
STATIC, GSS, TSS, and FAC are highly affected by all considered perturbations. Unlike in the
simulation-based predictions, STATIC is also slightly affected by latency perturbations. This
is due to the fact that STATIC is implemented in the DLS4LB in a self-scheduling manner,
i.e., workers obtain chunks of loop iterations during execution when they become free. The
chunk size of STATIC is equal to the total number of loop iterations divided by the number of
worker processes. Therefore, each worker obtains exactly one chunk. The adaptive techniques
resulted in comparable performance. However, in certain cases, AWF-E performed poorly
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in latency perturbations scenarios. Similar to the simulation-based predictions, the AWF-B
outperforms all other techniques in most the execution scenarios. The SimAS results in the
shortest execution time in most of the cases, especially for PSIA. The application performance
with SimAS degraded in certain cases due to the non-preemptive scheduling implementation.
Even though the technique with the best performance is selected upon a new call to SimAS ,
the execution of already scheduled loop iterations can not be preempted to be resumed with
the newly selected DLS.
To show the applicability of SimAS approach to scientific applications, time-stepping ver-
sions of PSIA and Mandelbrot are also executed under perturbations with and without SimAS .
In time-stepping applications, i.e., PSIA TS and Mandelbrot TS, SimAS starts a new simula-
tion at the beginning of each time step. WF is used as the default DLS technique in these exper-
iments or the same DLS from the previous time-steps until the simulations are finished. SimAS
selects the best performing DLS techniques based on the prediction from simulations for the
current time-step. This represents another use-case of SimAS in time-stepping applications,
which is frequently encountered in scientific applications. The results of the time-stepping
applications are shown in Figure 23 and Figure 24. Similar to the non-time-stepping versions,
SimAS improved the performance of applications in most of the cases. We note that no single
DLS technique always achieves the best performance. Therefore, a dynamic selection of the
DLS technique according to the current perturbations in the system is needed. The SimAS
overhead is, in general, below 0.5% of the execution time, except for PSIA TS, which has the
overhead of 2.7% at the most. This is due to the short execution time of the time-stepping
version of the PSIA compared to the non-time-stepping version.
5.3 Discussion
Even though the applications considered are computationally-intensive and only communi-
cate loop indices with the master, perturbations in network latency had a significant impact
on performance. The implementation choice of the scheduling techniques, such as STATIC,
implemented in a self-scheduling fashion, led to degrading its performance in scenarios with
network perturbations. In most experiments, all the adaptive DLS techniques perform compa-
rably. However, in certain instances, e.g., AWF-C and AF in Figure 21 in lat-cm and lat-cs,
their performance was significantly poorer compared to other adaptive DLS techniques. This
poor performance is due to the short execution time of the Mandelbrot application and the
high variability of the loop iteration execution times, in addition to the added perturbations,
which does not allow the core weights learned by these techniques to converge to the correct
value.
Selecting the most performing DLS technique before execution might not deliver the best
performance, as perturbations in the HPC system are unknown a priori. For instance, the best
DLS technique for Mandelbrot that could be identified before execution, i.e., in np execution
scenario, is SS, which is outperformed by SimAS in lat-cs and pea+lat-cs in Figure 21. A simi-
lar change in the best DLS technique is observed in the results of Mandelbrot TS in Figure 24.
Since there is no high load imbalance in the PSIA or PSIA TS, there is no high variation in
the performance of different DLS techniques. Since the best DLS technique can not be known
before execution, SimAS improved the performance by dynamically selecting the DLS with the
best performance based on the simulation predictions.
In general, DLS techniques are designed to be efficient. However, efficiency prevents ro-
bustness due to the low tolerance of efficient techniques to uncertain events. Uncertainty is
ineradicable, and it manifests in HPC systems as perturbations. This highlights the impor-
tance of the careful choice of DLS techniques for each application, system size, and execution
scenario. Dynamic selection of DLS techniques ensures that each DLS technique is employed
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(a) PSIA TS native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.7%
pea+lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 86.2% 13.8% 0.0% 0.0% 0.0% 0.0% 2.0%
lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.5%
lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.7%
pea-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 94.3% 5.7% 0.0% 0.0% 0.0% 0.0% 2.7%
pea-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 93.5% 6.5% 0.0% 0.0% 0.0% 0.0% 2.7%
np 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 96.2% 3.8% 0.0% 0.0% 0.0% 0.0% 2.7%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 23: Native performance results of PSIA TS without (denoted with np) and with (the rest)
perturbations using SimAS and other thirteen loop scheduling techniques on miniHPC. Percent
performance improvement normalized to STATIC in np scenario (baseline case without any per-
turbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. Each table shows the DLS
techniques dynamically selected by SimAS and the percent of execution time spent in SimAS calls.
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(a) Mandelbrot TS native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.3%
pea+lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.3%
lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.2%
lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.2%
pea-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.5%
pea-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.5%
np 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.4%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 24: Native performance results of Mandelbrot TS without (denoted with np) and with
(the rest) perturbations using SimAS and other thirteen loop scheduling techniques on miniHPC.
Percent performance improvement normalized to STATIC in np scenario (baseline case without any
perturbations and baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table shows the DLS
techniques dynamically selected by SimAS and the percent of execution time spent in SimAS calls.
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where it is the most efficient.
The SimAS approach can proactively select the best suited DLS before any perturbations
manifest in the system, whenever perturbations can be predicted in advance. The SimAS
leverages the use of already developed simulators, instead of needing the development of novel
prediction techniques. The DLS selection decisions taken by SimAS can then be used to create
a rule-based DLS selection mechanism for a combination of application, system, and execu-
tion scenarios, to improve application performance dynamically without the need of online
simulation.
Running SimAS simulations and the dynamic selection of DLS techniques incurs overhead.
However, this overhead has a limited effect on applications’ performance. For example, the
total time spent in SimAS setup and SimAS update functions is 3.49 seconds out of 1147.55
total application execution time for the PSIA on 128 cores in the lat-cs execution scenario.
However, due to the non-preemptive property of the DLS, the execution of already scheduled
chunks of loop iterations is not preempted to be resumed with the newly selected DLS. As
shown in Figure 19b, even though the SimAS selected DLS techniques with shorter execution
times in the case of lat-cs with PSIA application on 128 cores, the execution time with
SimAS was even longer than that of SS, which was not selected by the SimAS .
In time-stepping applications, the effect of frequent DLS technique switching and the
non-preemption overhead is much less than the single-sweep applications. Therefore, the
performance of time-stepping applications with SimAS under perturbations is better than the
single-sweep versions of the same applications as can be seen in Figure 23 and Figure 24. The
preemption of scheduled (yet not executed) loop iterations may improve the performance while
switching DLS techniques.
6 Conclusion and Future Work
A new control-theoretic inspired approach, namely simulator-assisted scheduling (SimAS ) ap-
proach, was introduced to dynamically select a DLS that is predicted to deliver the best per-
formance under unpredictable perturbations. The performance of two real applications and
five synthetic workloads was studied under perturbations and insights into the resilience of the
DLS techniques to perturbations are provided. The performance results confirm the hypothesis
that no single DLS technique can achieve the best performance in all the considered execution
scenarios. Furthermore, native DLS experiments under system-induced perturbations showed
that even the computationally-intensive applications could be significantly affected by pertur-
bations in the network characteristics. The implementation choice of scheduling techniques,
such as STATIC implemented in a self-scheduling manner, led to the degradation of its perfor-
mance under network perturbations. Using the SimAS approach improved the performance
of applications in most experiments. SimAS leverages state-of-the-art simulators to select
the DLS predicted to result in the best performance of an application under perturbations.
However, due to applications being non-preemptively scheduled, changing the DLS technique
during execution may not always result in the best performance. It is planned in the future to
experiment with preempting scheduled yet not executed loop iterations upon a change in the
selected DLS technique by the SimAS approach. Furthermore, experiments to investigate and
enhance the performance of SimAS , in terms of improving the DLS selection strategy and the
period between SimAS calls, are also planned as future work.
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